3U VPX Module AMD VERSAL Prime with FMC+ Site

Overview

PanaTeQ's **VPX3-VERSA2** is a 3U OpenVPX module based on the **VERSAL** **A**daptive **C**ompute **A**cceleration Platform (**ACAP**) GEN1 device from Xilinx. It support the **Prime** series VM1502 or VM1802

The VERSAL integrates a Dual-core ARM Cortex-A72 based Application Processing Unit (**APU**), a Dual-core ARM Cortex-R5F based Real-Time Processing Unit (**RPU**), DSP Engines and a large Programmable Logic (**PL**) in a single device. It also includes on-chip memory, external memory interfaces, and a rich set of peripheral connectivity interfaces.

The board can be ordered with different versions of the VERSAL family of devices, coupled up to 4 or 8GB 64-bit DDR4-3200   Processing Memory with 8-bit ECC.

4GB 32-bit of LPDDR4-2133 is also available as the Programmable Logic Memory, allowing data streaming applications such as video CODEC and signal processing. 256GB of soldered eMMC managed NAND Flash is available for local data storage.

The VPX3-VERSA2 uses advanced DC/DC power modules from Linear Technology using PMBus and PanaTeQ's **Smart Power Management** technology.

For frond-end I/O interfaces, an on-board **FMC+** site compliant to the Vita 57.4 HPC standard with 68 SE IO (34 Diff Pairs) and 24 MGTs, allowing a wide range of applications such as EW warfare systems, High-Speed Communication, LIDAR/RADAR/SONAR.

The board can act as a **Single Board Computer** in the VPX system. When the VPX3-VERSA2 is System Controller, there is no need to add any SBC in the VPX System, improving **S**ize, **W**eight, **P**ower and **C**ost (SWaP-C).

A large number of the peripherals are available on the VPX backplane: 1x ETH 1000Base-T, 1x USB 2.0, 4x RS-232 or 2x Full-Duplex RS-422, 16x GPIOs, 1x CAN-FD.

The air cooled PanaTeQ System Development Kit **VPX3-VERSA2-PSDK** is available for the developers and includes a lab chassis with 3-slots Centralized backplane, the VPX3-VERSA2-A1M-AS and RTM-VERSA2 boards, a PentaLinux BSP, PanaTeQ FPGA Design References and cables.


Key Features

- 3U VITA 46.0, 46.4, 46.6, 65.0 Compliant
- Optional **SOSA Aligned** version **VPX3-VERSA2S**

- AMD VERSAL Prime Gen1 Series based
- VM1502/1802 VSVC1760 Package
- Dual Core Arm A72 up to 1.7 GHz
- Dual Core Arm R5F up to 750 MHz
- DSP Engines up to 1968
- 4GB or 8GB DDR4-3200 64-bit PS memory with 8-bit ECC
- 4GB LPDDR4-2133 32-bit PL memory
- 512MB (2x 2Gb) QSPI NOR, eMMC 256GB, MRAM 512KB
- 12x MGTY on VPX-P1, PCIe Up to Gen4 support
- 2x ETH 1000Base-X/SGMII on VPX-P1 Control Plane
- 16x GPIOs on VPX-P2A
- 1x ETH 1000Base-T on VPX-P2A
- 4x RS232 or 2x Full-Duplex RS422 on VPX-P2A
- 1x USB 2.0 on VPX-P1
- FMC+ VITA 57.4 site with 68x IOs, up to 24x MGTs.
- Optional VITA 66.4 Full-Duplex Optical Interfaces for 40Gb (4x 10Gbps) or 100Gb (4x 25Gbps) with 10 nanoRF VITA67.3
- Smart Power Management using DC/DC with PMBus
- Board Management Controller ARM Cortex-M3 based
- VPX System and IPMI controllers
- Air Cooled and Conduction Cooled
- KVPX Connectors in option

Typical Applications

- MILCOM, Software Defined Radio, MIMO
- Situational Awareness Systems
- Electronic Warfare, Signal Intelligence
- LIDAR/RADAR/SONAR Systems
- Advanced Multi-Axes Motors Control
- Video CODEC and Signal Processing

Block Diagram

IPMI Controller

ISP

Board Management Controller
FPGA ARM Cortex-M3

IPMB

JTAG

PMBus

Power Supplies
DC/DC LDO

VS1_12V

AUX_3V3

VPX-P0

2x GTY

CP A/B

4x GTY

FPA

4x GTY

FPB

4x GTY

FPC

VPX-P1

PS-UART Console

micro USB

UART-USB Bridge

FMC+

VITA 57.4

24x GTY

LA(33:0)

Dual-Core Cortex-A72

Dual-Core Cortex-R5F

DSP Engines

Memory Control
DDR4 eMMC QSPI

4x PCIe Gen4x8 RC/EP

4x 100G MultiRate Ethernet MAC

IO

2x Ethernet

1x USB 2.0

2x SPI 2x I2C

2x UART 2x CAN

CAN-FD

1x CAN-FD

USB PHY

1x ULPI

1x USB 2.0

16x GPIO

GETH PHY
Magnetic

1x RGMII

1x1GbE 1000B-T

VPX-P2A

PS Memory DDR4-3200
Up to 8GB with ECC

64-bit Data

8bit ECC

PL Memory LPDDR4-2133
Up to 4GB

32-bit Data

**VM1502/VM1802
VERSAL PRIME
ACAP**
Programming Logic

RS-232 R-422 RS-485

4x Serial COM

4x RS-232/422

SPI

eMMC

QSPI

MRAM 512KB

eMMC NAND FLASH 128GB

QSPI NOR FLASH 2x 2Gb (512MB)

4x GTY

Optical Transceivers

VITA 66.4 67.3

Xilinx VERSAL Adaptative Compute Acceleration Platform (ACAP) Overview

VERSAL Prime Series Block Diagram

Architecture

Versal ACAPs are built around an integrated shell composed of a programmable network on chip (NoC), which enables seamless memory-mapped access to the full height and width of the device. ACAPs comprise: a multicore scalar processing system (PS); an integrated block for PCIe® with DMA and Cache Coherent Interconnect Designs (CPM); SIMD VLIW AI Engine accelerators for artificial intelligence and complex signal processing; and Adaptable Engines in the programmable logic (PL). Together, these form a platform for fast time-to-market (TTM) compute acceleration for cloud, edge, and networking applications. The platform management controller (PMC), adjacent to the PS, is responsible for booting and configuring the device. Versal devices typically have I/O and memory controllers on the north and south edges of the device and serial transceivers on the east and west edges. The NoC spans full height and width of the device.

Compute and Acceleration

Every Versal ACAP has Scalar Engines that comprise a dual-core Arm® Cortex®-A72 (APU) and a dual-core Arm Cortex-R5F (RPU) in the PS. The PS includes a number of peripherals for communication standards, including gigabit Ethernet and USB 2.0, and controllers for SPI, I2C, UART, and CAN-FD. The PS accesses the DDR memory controllers on the top and bottom of the device through the NoC. In addition to interfacing to external memory, the APU includes: Level 2 (L2) cache; the RPU includes tightly coupled memory (TCM); and both APU and RPU have access to the on-chip memory (OCM). The PL is made up of configurable logic blocks, containing 6-input look-up tables (LUTs) and flip-flops; different-sized memory blocks; 36Kb block RAM and 288Kb UltraRAM; digital signal processing (DSP) blocks; and a wealth of interconnect, switches, and muxes to connect blocks together. All resources are arranged in columns. The PL is divided into regions that are a fixed height. Each region has its own clocking capabilities and NoC access points.

Platform Management

The PMC resides adjacent to, but is independent from, the PS. It is responsible for the boot and configuration of the device from the primary boot source. The PMC is also responsible for configuring the PL, which can be configured before or after the PS. It also controls encryption, authentication, system monitoring, and device debug capabilities of the platform.

Connectivity

The south edge of the Versal ACAPs typically contains a number of XPIO banks and associated memory controllers to read from and write to DDR4 and LPDDR4 memory. XPIO can be used independently from the dedicated memory controllers for many functions, including any with soft memory controllers created in the PL. The east and west edges of the device typically contain serial transceivers capable of communicating up to 112Gb/s. The PL can also contain integrated blocks for high-value functions, such as the integrated block for PCIe (PL PCIE) with support for Compute Express Link (CXL), multirate Ethernet MAC, 600G Ethernet MAC, 600G Interlaken, and 400G High-Speed Crypto (HSC) Engine.

Board Specifications

3U VPX Interfaces

- VITA 46.0/46.4/46.6/65.0 VPX/OpenVPX Specifications compliant
- Optional SOSA Aligned VPX3-VERSA2S. Please contact us for more details
- 12x MGTY connected to/from VERSAL device. PCIe x8 up to Gen4 support
- 2x 1000BASE-X/SGMII links on VPX Control Plane
- 1x 1000BASE-T, 4x RS-232 or 2x Full-Duplex RS-422, 1x USB 2.0, 16x GPIOs, 1x CAN-FD.
- Optional VITA 66.4 Full-Duplex Optical Interfaces for 40Gb (4x 10Gbps) or 100Gb (4x 25Gbps) with 10 nanoRF VITA67.3
- Board Management Controller (BMC) Interface. VITA 46.11 Ready
- On-board IPMI SOSA compliant
- System Controller. JTAG Support

OpenVPX VITA 65.0 Profiles

- MOD3-PAY-8U-16.2.9-1, MOD3-PAY-8U-16.2.9-2
- Optional 4x Full-Duplex Optical Links VITA 66.4 and 10x nanoRF VITA 67.3. Please contact us for more details

SOSA Aligned Profiles

- Please contact us for more details

Xilinx VERSAL ACAP

- Supported Devices:**VM1502** / **VM1802** VSVC1760 Package (Speed Grade –1/2)
- Processing System : Dual-Core ARM A72, Dual-Core ARM R5F, 2x USB, 2x GETH MACs
- Programmable Logic: 981K Logic Cells (VM1502) / 1968K Logic Cells (VM1802)
                 448612 LUTs   (VM1502) / 899840 K LUTs   (VM1802)
- On-Chip Memories: 178Mb (VM1502) / 191Mb (VM1802)
- DSP Engines: 1312 (VM1502) / 1968 (VM1802)
- Hard IPs: 4x PCIe Gen4x8, 4x 100G Multirate Ethernet MAC
- High Speed Serial Links: 44 full duplex, high performance, GTY Multi-Gigabit Tranceivers (MGT) @ up to 32.75 Gb/s
- Supported by PanaTeQ's FPGA Development Kit

External Memories

- Up to 8GB of DDR4-3200 Processor System (PS) memory, 64-bit data, 8-bit ECC
- Up to 4GB of LPDDR4-2133 Programmable Logic (PL) memory, 32-bit data, no ECC
- 256GB eMMC of managed NAND Flash memory. HS200 support @ up to 100MB/s
- 512KB of SPI MRAM (NVRAM)
- 2x 2Gb (512MB) of QSPI NOR Flash memory for booting VERSAL Programmable Logic and Firmware Processing System

VITA 57.4 FMC+ Slot

- Compliant to the VITA 57.4 specification
- 24x high-performance MGTs to/from VERSAL Programmable Logic
- 68x SE or 34x DIFF (LA[33:0] to/from VERSAL Programmable Logic
- 2x clocks FMC+ to VERSAL Programmable Logic
- 2x clocks FMC+ to VERSAL MGT
- 2x bidirectional clocks
- VADJ = 1V8

Board Management Controller (BMC)

- .Based on Microsemi SmartFusion Customizable System-on-Chip (**cSoC**) with on-chip ARM Cortex-M3 at up to 100MHz
- Real-Time Monitoring+Alarms: Voltages, Currents, Temperatures, 6-Axis Accelerometer, Magnetometer and Humidity
- Reset Management, Power-Up and Power-Down Sequencing. Buit-In Test (**BIT**)
- Watchdogs (Avionics type)
- Large private 32MB Event Log Flash Memory.
- UART communication with host using RTM-VERSA1 Rear-Transition Module
- Smart Power Management using Linear Technology DC/DC modules with Digital Power System Management.
- On-board VPX System and IPMI controllers.

Product Codification

The VPX3-VERSA2 can be assembled with different versions of the VERSAL devices and various amounts of memory storage. The cooling technique et ruggedization level are also available options. The following table shows the product coding for all these options.

VPX3-VERSA2- a b c – rl – d - k - z

a	Device	DSP Engines	Logic Cells	LUTs	Memory
A	VM1502	1312	981K	448512	178 Mb
B	VM1802	1968	1968K	899840	191 Mb

b	Device Speed
1	Slowest
2	Highest

c	PS / PL DDR4 Memory
N	4GB / 2GB
M	8GB / 2GB

rl	Ruggedization Level	Vita 47
AS	Air Standard	EAC4
AR	Air Rugged	EAC6
CC	Conduction Cooled	ECC3

d	Optical Links
O	4x 10Gbps
F	4x 25Gbps

k	VPX connectors
K	KVPX Connectors

z	Option
E	Conformal Coating

Ordering Information

Reference	Description
RTM-VERSA2-A	Rear Transition Module for VPX3-VERSA2
VPX3-VERSA2-PSDK-A-A1M-AS	VPX3-VERSA2-A1N-AS System Development Kit

The following product references are offered by Panateq as standard products. Other combinations of devices, speed grade, memory and cooling can be specially ordered. Please contact us for details

Reference	Device	Speed Grade	Memory PS/PL	Ruggedization Level
VPX3-VERSA2-A1N-AS	VM1502	-1	4GB/2GB	Standard Air Cooled

PanaTeQ Contact

info@panateq.com

Available from: